

ON Semiconductor®

FDN360P

Single P-Channel, PowerTrench^O MOSFET


General Description


This P-Channel Logic Level MOSFET is produced using ON Semiconductor advanced Power Trench process that has been especially tailored to minimize the on-state resistance and yet maintain low gate charge for superior switching performance.

These devices are well suited for low voltage and battery powered applications where low in-line power loss and fast switching are required.

Features

- -2 A, -30 V. $R_{DS(ON)} = 80 \text{ m}\Omega$ @ $V_{GS} = -10 \text{ V}$ $R_{DS(ON)} = 125 \text{ m}\Omega$ @ $V_{GS} = -4.5 \text{ V}$
- Low gate charge (6.2 nC typical)
- High performance trench technology for extremely low $R_{\text{DS(ON)}}$.
- High power version of industry Standard SOT-23 package. Identical pin-out to SOT-23 with 30% higher power handling capability.
- These Devices are Pb-Free and are RoHS Compliant





Absolute Maximum Ratings T_A=25°C unless otherwise noted

Symbol	Parameter		Ratings	Units	
V_{DSS}	Drain-Source Voltage		-30	V	
V_{GSS}	Gate-Source Voltage		±20	V	
I _D	Drain Current - Continuous	(Note 1a)	-2	А	
	- Pulsed	=	-10		
P _D	Power Dissipation for Single Operation	(Note 1a)	0.5	W	
		(Note 1b)	0.46	VV	
T _J , T _{STG}	Operating and Storage Junction Temperation	ture Range	-55 to +150	°C	

Thermal Characteristics

$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient	(Note 1a)	250	°C/W
$R_{\theta JC}$	Thermal Resistance, Junction-to-Case	(Note 1)	75	°C/W

Package Marking and Ordering Information

Device Marking	Device	Reel Size	Tape width	Quantity
360	FDN360P	7"	8mm	3000 units

Electrical Characteristics

T_A = 25°C unless otherwise noted

Symbol	Parameter	Test Conditions	Min	Тур	Max	Units
Off Char	acteristics			I.		I.
BV _{DSS}	Drain-Source Breakdown Voltage	$V_{GS} = 0 \text{ V}, I_{D} = -250 \mu\text{A}$	-30			V
ΔBV _{DSS} ΔT _J	Breakdown Voltage Temperature Coefficient	$I_D = -250 \mu A$, Referenced to 25°C		-22		mV/°C
1	Zero Gate Voltage Drain Current	$V_{DS} = -24V$, $V_{GS} = 0 V$			-1	μΑ
I _{DSS}	Zero Gate Voltage Drain Current	$V_{DS} = -24V$, $V_{GS} = 0$ V, $T_{J}=55^{\circ}C$			-10	
I _{GSSF}	Gate-Body Leakage, Forward	$V_{GS} = 20 \text{ V}, \qquad V_{DS} = 0 \text{ V}$			100	nA
I_{GSSR}	Gate-Body Leakage, Reverse	$V_{GS} = -20 \text{ V}, V_{DS} = 0 \text{ V}$			-100	nA
On Char	acteristics (Note 2)					
$V_{GS(th)}$	Gate Threshold Voltage	$V_{DS} = V_{GS}, I_{D} = -250 \mu A$	-1	-1.9	-3	V
$\Delta V_{GS(th)} \over \Delta T_J$	Gate Threshold Voltage Temperature Coefficient	$I_D = -250 \mu A$, Referenced to $25^{\circ}C$		4		mV/°C
R _{DS(on)}	Static Drain–Source $V_{GS} = -10 \text{ V}, I_D = -2 \text{ A}$			63	80	mΩ
On–Resistance	$V_{GS} = -10 \text{ V}, I_D = -2 \text{ A}, T_J = 125^{\circ}\text{C}$		90	136		
I _{D(on)}	On–State Drain Current	$V_{GS} = -4.5 \text{ V}, \qquad I_D = -1.5 \text{A}$ $V_{GS} = -10 \text{ V}, \qquad V_{DS} = -5 \text{ V}$	-10	100	125	Α
g _{FS}	Forward Transconductance	$V_{DS} = -5 \text{ V}, \qquad I_D = -2 \text{ A}$		5		S
	Characteristics	100 01, 10 211				
C _{iss}	Input Capacitance	$V_{DS} = -15 \text{ V}, V_{GS} = 0 \text{ V},$		298		pF
Coss	Output Capacitance	f = 1.0 MHz		83		pF
C _{rss}	Reverse Transfer Capacitance	1		39		pF
	ng Characteristics (Note 2)		l	I		
t _{d(on)}	Turn-On Delay Time	$V_{DD} = -15 \text{ V}, \qquad I_{D} = -1 \text{ A},$		6	12	ns
t _r	Turn-On Rise Time	$V_{GS} = -10 \text{ V}, \qquad R_{GEN} = 6 \Omega$		13	23	ns
t _{d(off)}	Turn-Off Delay Time			11	20	ns
t _f	Turn-Off Fall Time			6	12	ns
Q_g	Total Gate Charge	$V_{DS} = -15V$, $I_{D} = -3.6 \text{ A}$,		6.2	9	nC
Q _{gs}	Gate-Source Charge	$V_{GS} = -10 \text{ V}$		1		nC
$\overline{Q_{gd}}$	Gate-Drain Charge	1		1.2		nC
	ource Diode Characteristics	and Maximum Ratings			•	
Is	Maximum Continuous Drain-Source				-0.42	Α
V _{SD}	Drain–Source Diode Forward Voltage	$V_{GS} = 0 \text{ V}, I_S = -0.42 \text{ A (Note 2)}$		-0.8	-1.2	V

1. R_{BJA} is the sum of the junction-to-case and case-to-ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of the drain pins. $R_{\theta JC}$ is guaranteed by design while $R_{\theta CA}$ is determined by the user's board design.



a) 250°C/W when mounted on a 0.02 in² pad of 2 oz. copper.



b) 270°C/W when mounted on a minimum pad.

Scale 1:1 on letter size paper

2. Pulse Test: Pulse Width \leq 300 μ s, Duty Cycle \leq 2.0%

Typical Characteristics




Figure 1. On-Region Characteristics.




Figure 3. On-Resistance Variation with Temperature.




Figure 5. Transfer Characteristics.




Figure 2. On-Resistance Variation with Drain Current and Gate Voltage.




Figure 4. On-Resistance Variation with Gate-to-Source Voltage.





Figure 6. Body Diode Forward Voltage Variation with Source Current and Temperature.

Typical Characteristics








Figure 7. Gate Charge Characteristics.








Figure 9. Maximum Safe Operating Area.

Figure 10. Single Pulse Maximum Power Dissipation.





Figure 11. Transient Thermal Response Curve.

Thermal characterization performed using the conditions described in Note 1b. Transient thermal response will change depending on the circuit board design.



SOT-23/SUPERSOT™-23, 3 LEAD, 1.4x2.9 CASE 527AG **ISSUE A**


DATE 09 DEC 2019





NOTES: UNLESS OTHERWISE SPECIFIED

- 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 2009.
 2. ALL DIMENSIONS ARE IN MILLIMETERS.
- 3. DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLD FLASH AND TIE BAR EXTRUSIONS.

DIM	MIN.	NOM.	MAX.		
Α	0.85	0.95	1.12		
A1	0.00	0.05	0.10		
b	0.370	0.435	0.508		
С	0.085	0.150	0.180		
D	2.80	2.92	3.04		
Е	2.31 2.51 2.71				
E1	1.20	1.40	1.52		
е	0.95 BSC				
e1	1.90 BSC				
L	0.33	0.33 0.38 0.43			







LAND PATTERN RECOMMENDATION*

*FOR ADDITIONAL INFORMATION ON OUR PI-FREE STRATEGY AND SOLDERING DETAILS, PLEASE DOWNLOAD THE ON SEMICONDUCTOR SOLDERING AND MOUNTING TECHNIQUES REFERENCE MANUAL, SOLDERRM/D.

GENERIC MARKING DIAGRAM*

XXXM=

XXX = Specific Device Code = Month Code

= Pb-Free Package

(Note: Microdot may be in either location)

*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "■", may or may not be present. Some products may not follow the Generic Marking.

DOCUMENT NUMBER:	98AON34319E	Electronic versions are uncontrolled except when accessed directly from the Document Repositor, Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	SOT-23/SUPERSOT-23, 3 LEAD, 1.4X2.9		PAGE 1 OF 1	

ON Semiconductor and un are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.

ON Semiconductor and the are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor and see no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:
Email Requests to: orderlit@onsemi.com

ON Semiconductor Website: www.onsemi.com

TECHNICAL SUPPORT North American Technical Support: Voice Mail: 1 800-282-9855 Toll Free USA/Canada Phone: 011 421 33 790 2910

Europe, Middle East and Africa Technical Support:

Phone: 00421 33 790 2910

For additional information, please contact your local Sales Representative